SemiMatrix
// ENGINEERING SIMULATION SUITE

Virtual Labs Portal

11 industry-grade simulators covering device physics, 2.5D/3D chiplet packaging, power semiconductors (SiC/GaN), analog & mixed-signal ICs, fab process, yield, nanolithography, thermal management, and immersive 3D environments.

13
Simulators
8
Domains
Experiments
⚡ CLOUD SPICE EDA

Cloud SPICE & Netlist Lab

Browser-native SPICE circuit solver for CMOS Inverters, 5-Stage Ring Oscillators, OTAs, and RLC tanks. Features Transient $V(t)$, AC Bode frequency response, DC VTC, Monte Carlo statistical analysis, and Silicon Copilot AI auto-tuning.

SPICE ENGINE: Transient & AC Bode
AI COPILOT: W/L Auto-Tuner
📈
LAUNCH SPICE LAB →
📐 PHYSICAL IC DESIGN

IC Layout & GDSII Lab

Multi-layer silicon layout viewer compliant with SkyWater 130nm & FinFET PDKs. Features interactive layer toggling (Well, Poly, Active, M1–M3), real-time DRC rule verification, and 3D transistor cross-section vertical slicing.

PDK LAYERS: Sky130 M1–M3 / GAA
DRC ENGINE: Real-Time DRC Clean
📐
LAUNCH LAYOUT LAB →
💻 DIGITAL VLSI & HDL

HDL & Digital Logic Sandbox

Interactive Verilog code playground and digital logic gate simulator. Synthesize adders, multiplexers, and state machines with real-time waveform timing diagrams, truth table computation, and gate-level schematic rendering.

VERILOG SYNTHESIS: Real-Time Mock Compiler
WAVEFORMS: Timing & State Diagrams
💻
LAUNCH HDL SANDBOX →
⚡ POWER & WBG

Power Semi & WBG Lab

Double Pulse Test (DPT) simulator for 4H-SiC MOSFET, GaN E-HEMT, and Si IGBT. Solves transient switching losses ($E_{on}, E_{off}$), stray inductance ringing ($\Delta V = L_s \cdot di/dt$), and reverse recovery $Q_{rr}$.

DPT ENGINE: Transient Vds/Id/Vgs
WBG PRESETS: 800V EV / GaN Fast PD
LAUNCH POWER LAB →
📈 ANALOG & RF IC

Analog & Op-Amp Lab

Interactive Two-Stage Miller Op-Amp & Differential Pair analyzer. Solves AC frequency response Bode plot, DC Gain ($A_0$), Phase Margin ($PM$), Slew Rate ($SR$), and transient step settling time.

AC SOLVER: Bode Plot (Gain/Phase)
COMPENSATION: Miller Cc + Nulling Rz
📈
LAUNCH ANALOG LAB →
⚡ QUANTUM PHYSICS

Energy Band & PN Lab

Interactive Band Diagram ($E_c, E_v, E_F, E_i$) & Band Bending simulator across Si, Ge, GaAs, 4H-SiC, GaN. Real-time depletion width $W$, space charge $\rho(x)$, and electric field $\mathcal{E}(x)$.

SOLVER: Varshni + Poisson
MATERIALS: 7 Presets (Si to Diamond)
⚛️
LAUNCH BANDGAP LAB →
📦 ADVANCED PACKAGING

2.5D/3D Chiplet Lab

Design heterogeneous chiplet systems with TSMC CoWoS, Intel EMIB, and 3D SoIC Hybrid Bonding. Calculate UCIe D2D bandwidth, latency, silicon area, and thermal dissipation hotspots.

STACK: 2.5D Interposer & 3D SoIC
BUS: UCIe 1.1 + HBM3e/4
📦
LAUNCH CHIPLET LAB →
✨ IMMERSIVE 3D

3D Virtual Cleanroom

Walk through a full-scale photolithography cleanroom. Operate diffusion furnaces, EUV scanners, and plasma etchers in a physically-accurate Three.js environment with real-time gamification scoring.

ENGINE: Three.js WebGL
STEPS: 6 FAB STAGES
🏭
ENTER CLEANROOM →
🏭 FAB PROCESS

Wafer Fab Simulator

Step-by-step interactive wafer fabrication flow from Silicon Substrate to Test & Package. Visualize each process stage with animated diagrams and engineering parameters.

STAGES: 6 PROCESS NODES
NODE: 3nm CMOS
⚙️
LAUNCH FAB SIM →
⚡ DEVICE PHYSICS

Nodes Explorer

Compare FinFET, GAA Nanosheet, and CFET transistor architectures from TSMC N3E to Intel 18A. Tune oxide thickness and gate voltage with live PPA benchmark charts and quantum telemetry.

NODES: 3nm → 1.4nm
ARCH: FinFET · GAA · CFET
⚛️
EXPLORE NODES →
DEVICE PHYSICS

MOSFET I-V Tracer

Analyze transistor behavior at the carrier transport level. Experiment with Vgs and Vds to study velocity saturation and channel length modulation.

NODE: 2nm READY
SOLVER: SPICE-X
📊
LAUNCH SIMULATION
MANUFACTURING

IC Yield & Economics

Dive into foundry economics using Poisson and Murphy models. Analyze the relationship between defect density and die area.

OS: FOUNDRY-OS
DATA: LIVE FEED
📉
LAUNCH SIMULATION
NANOLITHOGRAPHY

Litho Optimization

Simulate EUV systems. Tune Numerical Aperture and Source Mask Optimization to analyze photon stochastics effects.

TOOLS: High-NA EUV
RES: 0.55 NA
🔬
LAUNCH SIMULATION
ADVANCED PACKAGING

Thermal Management

Design thermal systems for heterogeneous integration. Test liquid cooling and vapor chambers in high-TDP AI accelerators.

HEAT: 350W TDP
TIM: Graphene-X
🔥
LAUNCH SIMULATION
UPSTREAM DESIGN

HDL Sandbox

สนามทดลองโค้ดจำลองสำหรับหัดเขียน Verilog / VHDL จำลองโครงสร้างวงจรดิจิทัลลอจิกเกต และพล็อตสัญญาณ Waveform ได้ทันทีบนเว็บเบราว์เซอร์

LANGS: Verilog HDL
SIM: Timing Canvas
💻
LAUNCH SANDBOX →